Brought two chips through the entire tapeout process in ~15 weeks
BearlyML
DSP
Clock tree
Focused on
- Clock tree adjustments
- Timing closure
- Layout, synthesis, place and route (Physical Design flows)
- Squashing DRC and LVS errors
Intel 16 Chip Tapeouts
Date
May 14, 2024
Category
Featured Projects
Current Projects
